Abstract-Carrier aggregation is an attractive approach to increasing the data rate in wireless communication. This paper describes an efficient carrier aggregation receiver architecture that employs one receive path and a single synthesizer. The block-downconversion scalable receiver translates all of the channels to the baseband and utilizes a new digital image rejection technique to reconstruct the signals. A receiver prototype realized in 45 nm CMOS technology along with an FPGA back end provides an image rejection ratio of at least 70 dB with a noise figure of 3.8 dB while consuming 15 mW.
data that is to be transmitted into two or more streams and impressing them on two or more carriers corresponding to different channels. The RF channels may belong to the same band ("intra-band aggregation") [ Fig. 1(a) ] or different bands ("interband aggregation") [ Fig. 1(b) ] [2] . In the former case, the channels can be adjacent to one another or not ("contiguous" and "non-contiguous" aggregation, respectively). In this paper, we consider intra-band aggregation and begin with two channels to illustrate various issues.
A. LTE Specifications
The LTE receiver requirements are different in the absence or presence of carrier aggregation. In this section, we describe the latter and, specifically, for intra-band aggregation.
For non-contiguous aggregation, LTE specifies a channel bandwidth of 5, 10, 15, 20 MHz with "reference" sensitivities of 96.5, 93.5, 91.7, 90.5 dBm for QPSK modulation, respectively, and an adjacent channel power 25.5 dB higher than that of the desired channel [ Fig. 2(a) ]. 1 (In the case of contiguous aggregation, the minimum channel bandwidth is 10 MHz.) For other in-band blockers, the signal power is set to 12 dB above the reference sensitivity while the blocker has a power of 56 dBm if it is at 7.5 MHz offset or 44 dBm if at 12.5 MHz offset. 2 Fig. 2 (b) and (c) depict examples of contiguous and non-contiguous aggregation for different frequency offsets and different desired channel bandwidths. LTE also stipulates a "narrowband" blocker test wherein an interferer at dBm is applied at an offset of 0.2 MHz, and the desired signal is at a power level of 16 dB reference sensitivity [ Fig. 2(d) ]. The maximum separation between the centers of two intra-band channels is 65 MHz.
To maximize spectral usage, LTE allows different bandwidths for the two channels [2] if part of the spectrum is already occupied by another user [ Fig. 1(c) ]. At the receiver input, that user's signal can be much stronger than the desired channels, thereby acting as a blocker or as an image. In addition, owing to frequency-dependent fading, the two desired channels may arrive with unequal power levels, exhibiting a difference of up to 10 dB for a 65 MHz separation at 2 GHz [3] . frequency plan. For example, to obtain quadrature phases by division, one can operate at twice the channel-1 frequency and the other at four times the channel-2 frequency, but subharmonic or superhamonic injection pulling may still occur.
A more attractive approach is to perform "block downconversion" by a single receiver: the local oscillator (LO) frequency is placed midway between the two channels ( Fig. 3) , downconverting the entire spectrum from to and, inevitably, making channel 1 and channel 2 images of each other [4] . While avoiding the power and area penalty of dedicated paths, this method must provide a high image-rejection ratio because, as illustrated in Fig. 1(c) , another user's strong signal may act as part of the image and fold onto channel 1 or 2 after downconversion. The image problem is addressed in [4] - [7] in the analog domain. Depicted in simplified form in Fig. 4 , this (Weaver) architecture requires a second PLL as well as gain and phase adjustments within the harmonic-reject mixers so as to achieve a high IRR. We shall refer to the first and second downconversion mixers as RF and IF mixers, respectively.
The architecture of Fig. 4 entails three drawbacks. First, it cannot readily guarantee a high IRR across the maximum channel bandwidth (20 MHz in LTE) . Second, the IF mixers in Fig. 4 must also suppress blockers that may coincide with the harmonics of the second LO. The design in [4] employs harmonic-reject IF mixers for this purpose.
The third drawback relates to the "scalability" of the architecture, i.e., the growth in power and area as more channels are aggregated. We observe in Fig. 4 that the image-reject/harmonic-reject mixers, the second LO, and the baseband filters and analog-to-digital converters (ADCs) must be duplicated for each additional channel. 3 
III. PROPOSED RECEIVER ARCHITECTURE

A. Architecture
The block downconversion approach illustrated in Fig. 5 can avoid the foregoing three issues if the image rejection is performed in digital domain. Shown at a high level in Fig. 5 , the proposed architecture digitizes the quadrature IF signals, removes the image from each channel, and performs downconversion to baseband in the digital domain. The IRR calibration runs in the background (Section IV).
The proposed architecture deals with the three above issues as follows. First, as explained below, the digital image rejection technique inherently accounts for frequency-dependent I/Q mismatches. Second, the downconversions in the digital domain incorporate high-purity numerically controlled oscillators (NCOs), in essence multiplying the IF signals by sinusoids 4 and achieving harmonic-free mixing at much less cost and complexity than analog harmonic-reject mixers. Third, for each channel added to the aggregation, the proposed architecture requires one more digital downconverter and NCO, i.e., an area of about m m and a power consumption of 0.3 mW in 45 nm technology (Section V).
B. ADC Requirements
The proposed architecture incorporates two ADCs to digitize the 35 MHz block of frequencies in the quadrature IF signals. We must then consider the feasibility and power consumption of these ADCs. Among the scenarios depicted in Fig. 2 , that containing a 44 dBm in-band blocker demands the widest ADC dynamic range. (Out-of-band blocking will be discussed later). Let us normalize the voltage gain preceding the ADCs to 1. For a 64-QAM desired signal at a level of 84.5 dBm in a 5 MHz bandwidth, the quantization noise of the ADC must remain about 24 dB below the signal level for a reasonable bit error rate. 5 Denoting the ADCs' least-significant bit (LSB) size by , we obtain this noise power as MHz, where is the sampling rate. It follows that
For example, if MHz, then V. The upper end of the ADCs' dynamic range is dictated by the 44 dBm blocker level, i.e., a full scale of 4 mV. (Of course, both the LSB size and the full scale should be multiplied by the receiver gain.) In addition, the spurs generated by such a blocker must also fall below 84.5 dBm 24 dB 109 dBm. We conclude that the ADCs must provide a resolution of 9 bits and a spurious-free dynamic range (SFDR) of dBm 109 dBm 65 dB, i.e., a linearity of about 11 bits. In practice, an additional margin of 10 dB is necessary to account for the RX front-end noise, peak-to-average power ratio of interferers and other imperfections.
Fortunately, recent advances in high-performance ADC design make our proposed solution a plausible one. For example, [9] reports a 14 bit, 80 MHz converter that achieves an SFDR of 80 dB at the Nyquist rate while consuming 31 mW. Such an ADC offers both a resolution and a dynamic range for exceeding the above results with a modest power consumption.
Operating in a full-duplex system, an LTE receiver must deal with the transmitter leakage, which can be as high as 20 dBm at 15 MHz below the RX band. This leakage and other outof-band blockers can be attenuated by low-pass filters having a bandwidth of 35 MHz (not included in this work) after downconversion to IF to the point that they are less than about 50 dB above the desired signal (e.g., around 30 dBm).
With a moderate attenuation of the out-of-band blockers, the ADC must cope with aliasing. To this end, one can utilize the oversampling ADC in [10] , which achieves an SFDR of 77 dB at 37.5 MHz while drawing 39 mW.
IV. PROPOSED IMAGE REJECTION ALGORITHM
In the case of the LO frequency placed midway between the two aggregated carriers, the worst-case image rejection corresponds to the narrowband blocker scenario shown in Fig. 2 (d) and a 64-QAM desired signal. The blocker must be rejected by at least dBm dBm dB dB. Nevertheless, when the number of wanted signals exceeds 2, the required IRR should be obtained from Fig. 2 (c), resulting in dBm dBm dB dB. A number of self-calibrating image rejection techniques have been reported [11] - [15] . Among these, [12] achieves the highest IRR, 62 dB, but it does not calibrate frequency-dependent I/Q mismatches, a critical issue if the signal and the image can appear anywhere in a wide bandwidth (from nearly zero to 35 MHz in our case).
A. Frequency-Dependent I/Q Mismatch
The I and Q signal paths following the first downconversion in Fig. 5 include various filtering sections. To appreciate the effect of frequency-dependent mismatches, let us consider a first-order low-pass RC network as a representative circuit. If the resistor and capacitor mismatches between the I and Q paths produce a small pole frequency mismatch of , then the corresponding transfer functions can be written as and , yielding a gain mismatch of and a phase mismatch of . It follows that . As an example, Fig. 6 plots across the band for , displaying considerable deterioration as the frequency exceeds one-tenth of the pole frequency. We therefore observe the extremely tight matching necessary for maintaining an IRR of greater than, say, 60 dB across the band.
It is possible to employ multi-tap adaptive filters to calibrate the mismatches in the background [15] , but the analysis in [16] proves the existence of a "phantom" solution and the resulting convergence issues. For this reason, [15] limits the number of taps to two, affording frequency response correction at only two points. 
B. Proposed Algorithm
Consider the perfectly balanced downconverter shown in Fig. 7 (a), where two channels A and B are received and translated to one IF. 6 In order to visualize the image components, we examine the complex signal, , which carries A and B in negative and positive frequencies, respectively. With perfect matching, A and B are free from each other's images. To produce the baseband signals, the I and Q signals can be downconverted again using an LO frequency equal to and properly combined. For example, the in-phase baseband component of A,
, is obtained by forming and low-pass filtering the result. In the presence of gain and phase mismatches, as modeled in Fig. 7(b) by and , respectively, the composite signal exhibits a finite corruption of A by B and vice versa. This corruption is given by a coefficient equal to . Let us now make a key observation: two of the spectral components of in Fig. 7 (b) are multiplied by . We thus surmise that, if the spectral components of are also subjected to the same scaling factor, then the images may be removed. As illustrated in Fig. 7(c) , we multiply by in the frequency domain, 7 obtaining a signal that upon combining with Q, cancels the images.
The proposed method can simplify the problem of image rejection, and, more generally, I/Q calibration. However, we must first develop a means of measuring in the background. An important point in our proposition is that and need not be measured individually for to be computed. Let us assume that the digitized I and Q signals are first applied to FFT engines, providing and as the only observable quantities. We wish to obtain in terms of and . If and respectively denote the total power of the A and B channels in Fig. 7(c) , we recognize that the average power of is in fact 6 We use the notations A and B to refer to both the RF channels and the IF channels. 7 Frequency-domain multiplication is denoted by a cross in a square to avoid confusion with time-domain multiplication. equal to , where is the expectation value, the gain from the antenna to the ADC output is normalized to unity, and A and B are assumed statistically independent. Similarly, . In addition, it can be shown that the average value of the inner product of and is given by . We thus express as
While appearing computationally formidable, (2) and (3) allow us to calculate so long as the I and Q signals are not zero. Fig. 8 summarizes the necessary digital operations at a high level. In order to reproduce the corrected , an inverse FFT (IFFT) engine follows the complex scaling operation. If the functions prescribed by (2) and (3) can be realized at an acceptable cost, then background image rejection (or I/Q calibration) is achieved entirely in the digital domain. Remarkably, since and can be calculated for each FFT bin, the frequency-dependent mismatches are corrected with a fine frequency resolution. We also observe that the complexity in Fig. 8 is independent of the number of aggregated channels. The accuracy with which is calculated trades with the time over which and are averaged. In this work, the averaging time is about 1 ms to ensure a minimum IRR of 70 dB. Fig. 9 shows the experimental receiver designed and implemented in this work as a demonstration vehicle. The receiver consists of 1) a CMOS prototype realizing the RF front-end and baseband amplification, 2) off-the-shelf low-pass filters and ADCs, and 3) an FPGA implementation of the image rejection algorithm and IF downconverters. The ADCs have a nominal resolution of 14 bits and a maximum sampling rate of 250 MHz [17] (but run at 50 MHz here due to the setup constraints). The RF front-end receives an external LO signal at twice the desired carrier frequency and generates the 25% LO phases that drive the mixers.
V. RECEIVER DESIGN
Shown in Fig. 10 , the front-end consists of a broadband LNA, passive mixers, and transimpedance amplifiers (TIAs). The sections below describe the analysis and design of the receiver building blocks. 
A. Proposed Low-Noise Amplifier
The use of CMOS inverters as LNAs goes back to the early 1990s [18] and has also been practiced in a number of other topologies [19] , especially as a stage preceding current-driven mixers. We seek an inductor-less LNA that performs single-ended to differential conversion, provides input matching, and operates with a low supply. It has been suggested that a multi-stage LNA with feedback exhibits input matching with a wide bandwidth [20] . We therefore propose the topology shown in Fig. 11(a) , where active feedback by means of affords a low noise figure and broadband matching. In this circuit, denotes the input resistance of the downconversion mixers and is chosen low so as to minimize the LNA internal voltage swings, thereby improving its linearity in a manner similar to other topologies [19] . The RF signals at nodes X and Y are approximately differential.
With the low value of , the boundary between the LNA and the mixers begins to diminish as most of the RF currents produced by and are absorbed by the mixers. Nonetheless, we first analyze the stand-alone LNA and then explore the properties of the LNA/mixer cascade. The analysis and design of the circuit begin with enforcing input matching and the hope that the resulting voltage gain and noise figure will be acceptable.
For the input resistance to be equal to , we arrive at the following condition , where channel-length modulation is neglected. We then obtain the closed-loop voltage gains to nodes X and Y as and . It follows that the currents delivered to the mixers at X and Y are equal to and , respectively. For and to be differential, .
B. LNA Biasing
While offering flexibility in the design, the LNA's three inverters experience considerable PVT-induced variation in their bias current. It is possible to define the bias current by placing a current source in series with the PMOS or NMOS devices [21] but at the cost of voltage headroom and hence linearity. We propose a method of controlling the bias that does not sacrifice headroom. Illustrated in Fig. 11(b) , the idea is to adjust the bias current of a replica inverter, , through the PMOS body voltage. To achieve a well-defined value for , a servo loop consisting of forces the voltage to be equal to and hence . The output voltage of drives the PMOS bodies of , faithfully copying onto the three stages if mismatches are acceptably small.
Due to channel-length modulation, must be small enough to avoid a large mismatch between and . On the other hand, must be sufficiently larger than the input offset of . In this work, as a compromise and . Fig. 11(c) plots the simulated bias current of as a function of for several process and temperature corners with and without the servo loop, revealing a fourfold reduction provided by the proposed technique. Although the bias current still varies considerably, the input matching, voltage gain, and noise figure are relatively constant because the input impedance of the mixers also varies but in a favorable direction.
C. TIA Design
The design of the TIA is influenced by the LNA and mixers. Since random mismatches in Fig. 10 may create a difference between the dc levels of and , the mixer switches carry a dc current, thereby producing substantial flicker noise. With the low impedance seen at the input of the mixers, capacitive coupling proves difficult, especially at the lower edge of the LTE band (700 MHz). This issue is resolved through the use of two TIAs as shown in Fig. 12 (a) so as to isolate and . In this case, the mismatch between the TIAs' common-mode level and the dc level of or does produce a dc current through the switches, but this current is limited by the TIA's feedback resistor. For example, a 50 mV dc difference generates A and hence negligible flicker noise.
To avoid doubling the bias current as a result of decomposing the TIA into two, we implement the two using different MOSFET types and share their bias current, as shown in Fig. 12(b) . Due to limited voltage headroom, the PMOS pair's bias is defined through its body rather than by a tail current source.
The required third-order intercept point can be derived from Fig. 13 . According to [2] , the desired signal at 84.5 dBm could be accompanied by a 44 dBm in-band blocker. The intermodulation term should be below the desired signal by about 24 dB for 64-QAM modulation. We conclude that the required receiver should exceed 12 dBm. The degeneration resistors, and , in Fig. 12 (b) and a bias current of 2 mA establish the requisite linearity.
D. Single-Ended Noise Analysis
In this and the next sections, we analyze the noise performance of the receiver and demonstrate an important property of the LNA. The analysis proceeds in three steps: (1) downconvert the broadband LNA noise to the IF, (2) add the TIA noise to the result, and (3) refer the overall RX output noise to the LNA input and determine the NF. While the method in [24] is also applicable here, our approach more easily allows the inclusion of the baseband stages following the TIA. As explained in the previous section, we assume and , i.e., . Fig. 14 shows the LNA circuit and the noise components, , contributed by , respectively. We assume the TIA is single-ended and connected to X. Since the impedance seen at X is equal to , the noise voltage at this node due to is equal to . We also multiply the noise voltage at P, , by and To downconvert the above RF noise to IF, we construct the model shown in Fig. 15(a) , where denotes the LNA output impedance and the switch on-resistance. The IF devices
and represent the single-ended input impedance of the TIA. Since , the noise voltage source is modeled as , yielding at node M (which would be the same as node X in Fig. 14) . In this design, is much greater than the LO period, , so as to maximize the receiver voltage gain.
The principal difficulty facing our noise analysis is that the broadband LNA produces noise at the harmonics of the LO, and the input impedance of the downconversion mixers varies substantially at these harmonics. In this design, both and , leading to current-driven mixing. To determine the conversion gain at different harmonic frequencies, let us replace the noise source in Fig. 15 (a) with and examine the waveform at node N. Due to the condition , the output voltages vary by a small amount when each switch turns on. We equate the charge lost by through in the hold mode to the charge delivered by to in the tracking mode [24] :
where . It can be proved that the amplitude of the differential IF outputs in Fig. 15(a) is given by (6) This result suggests that the downconversion to differential outputs has the same gain dependence as simple return-to-zero passive 50%-duty-cycle mixers but with a different coefficient. The broadband noise power at odd LO harmonics can therefore be multiplied by and the square of . From the foregoing observations and noting that in Fig. 15 is equal to , we can express the downconverted LNA noise appearing in as (7) which, from (4), reduces to (8) The baseband noise of is downconverted in the same manner: (9) where . We must now calculate the noise contributed by the TIA. As shown in Fig. 16 , with a 25% duty cycle, each single-ended input of the TIA sees an equivalent driving impedance of . The output noise arising from and the core amplifier can be expressed as (10) where . The total output noise is equal to the components given by (8) and (9) times plus that given by (10) , where is the voltage gain from the input of the core amplifier to its output. The voltage gain from the antenna to the TIA output is given by (11) We must now divide the output noise by and substitute for to find the noise figure. We have in Fig. 14: with no contribution from because the switch resistance noise is included above. For , on the other hand, we write , because the switch resistance comprises 80% of . Finally, we have . It follows that (12) In order to show the relative contributions of the receiver's devices, Fig. 17 plots the NF for four cases: 1) only the LNA has noise, 2) the LNA and switch resistance have noise at , 3) the LNA and switch resistance have noise at all LO harmonics, and 4) the entire receiver. It is worth noting that the inclusion of noise at harmonics raises the NF by 0.9 dB. 
E. Differential Noise Analysis
Since the LNA drives the mixers and the TIAs differentially, the correlation between its output noise currents must be taken into account. Simulations reveal that, if both inputs of each TIA are driven by the LNA, then the overall noise figure falls by 0.25 dB. This is because in Fig. 14 appears with the same gain and opposite phase at X and Y but is mixed with the 0 and 180 phases of the LO, thus acting as a commonmode baseband component. To account for this effect, the term in (12) must be omitted. The noise of the TIA plays a critical role in the receiver's performance. From (12), the TIA core amplifier's input noise voltage must be limited to about if an overall NF of 3 dB is targeted. An important advantage of the complementary TIA implementation shown in Fig. 12 over one with constant current-source loads is that it exhibits less input-referred noise for a given bias current. A tail current of 2 mA allows to be less than .
F. Noise Figure Comparison
The proposed broadband LNA is capable of achieving a noise figure less than . To appreciate this point, we compare the circuit with the resistive-feedback and noise-cancelling topologies shown in Fig. 18 .
In Fig. 18(a) , the NF is approximately equal to , exceeding 3 dB. In Fig. 18(b) , one can choose a higher transconductance for than for and a proportionally smaller than , achieving [25] an NF equal to . Unfortunately, the unequal values of and prohibit cancellation of the noise of if the circuit is followed by a balanced passive mixer and baseband TIA. If we consider only the LNA noise at for simplicity, the NF rises to . The proposed LNA, on the other hand, exhibits a noise figure of . With and bias currents of 4 mA, 1.5 mA, and 0.3 mA in , , and , respectively, we have mS and dB.
VI. FPGA IMPLEMENTATION
From the scenario depicted in Fig. 2 , we note that a narrowband blocker can appear as part of the image in the first downconversion. With a blocker power substantially higher than the desired signal power, care must be taken to minimize spectral leakage in FFT and IFFT operations of Fig. 8 . In order to examine this phenomenon, we look more closely at the functions performed on the signals. As shown in Fig. 19(a) , each ADC output is first multiplied by a window function, , then applied to an FFT engine and finally multiplied by a correction factor, , in the frequency domain. In order to obtain the time-domain data, the inverse FFT of each corrected FFT frame must be taken and divided by the window function. The resulting real and imaginary parts represent the balanced I and Q data streams, respectively. For example, in our work we employ a 64-point FFT and hence choose a Blackman window to avoid aliasing. Since the windowed I signal is multiplied by in the frequency domain, we equivalently write in the time domain , where denotes the inverse Fourier transform of . For proper signal constellation formation, the windowing must eventually be undone, but the convolution with prohibits simple division because . In fact, suffers from enormous spectral leakage.
To resolve this issue, the I and Q processing and combining are carried out as depicted in Fig. 19(b) . Here, in addition to the main I and Q paths, which generate , a "shifting" path delays the data by half an FFT block points before windowing, FFT, and combining operations, producing . The two composite signals are subsequently applied to IFFTs, the top path signal is delayed by to match the delay of the bottom path, and the results are summed before the final inverse window.
The complexity and power consumption of the digital processing described above are of interest. The complexity is estimated conservatively from the FPGA implementation. A 64-point FFT consists of 6 stages of radix-2 butterfly structures [26] . The FFT and IFFT blocks thus require a total gate count of 84,000, which for a gate density of 400 k/mm in 45 nm technology, translates to an area of roughly 0.21 mm .
The operations required in the estimator may appear rather complex. Fortunately, however, they can all be performed by bit-serial arithmetic using only adders and registers [27] because the computation of can be as slow as temperature-and supplyinduced drifts in and . Fig. 20 depicts examples for division, multiplication, and square root functions. (The word length is 20 in the implementation.) The estimator consumes 3,600 gates and hence 0.01 mm . The digital downconverter and NCO are shown in Fig. 21 , requiring a total of 2,700 gates and 64 k of memory, i.e., an area of about 0.023 mm .
The power consumption of the digital back end arises from (a) the full-rate multipliers necessary for windowing, (b) the full-rate multipliers and accumulators used in the computation of , , and , (c) the downconverters and NCOs, and (d) the FFT and IFFT blocks. At a clock frequency of 70 MHz in 45 nm technology, the first three add up to 1 mW. From the values reported in [28] for FFT blocks in silicon, the fourth component is estimated to be 8 mW.
VII. EXPERIMENTAL RESULTS
This section presents the measured results for the experimental receiver system shown in Fig. 9 . The CMOS prototype has been characterized both by itself and along with the receiver chain.
The CMOS prototype has been fabricated in TSMC's 45 nm CMOS technology and characterized with a 1 V supply. Shown in Fig. 22 is the die, whose core area measures m . Tested around 2 GHz on a printed-circuit board, the receiver draws 15 mW: 7 mW in the LNA, 5 mW in the TIAs, and 3 mW in the 25%-duty-cycle LO generation circuit. Fig. 23 plots the measured noise figure for a baseband frequency from 0 to 35 MHz and an LO frequency of 2 GHz. The NF ranges from 3.6 dB to 3.8 dB. Fig. 24 shows the measured for 2 GHz, displaying a return loss of better than 11 dB for 35 MHz around . The measured and are plotted in Fig. 25 for two tones that are 3 MHz apart as a function of one-tone frequency. The worst case values are 30 dBm and 13 dBm for and , respectively. 8 The complete receiver of Fig. 9 has been characterized with various types of RF inputs to evaluate the proposed image rejection algorithm. Fig. 26 shows an example with two RF channels, one containing a weak tone and another, a strong modulated signal. Fig. 27(a) depicts the downconverted (complex) spectrum before image rejection calibration, indicating an IRR of about 30 dB. Fig. 27(b) repeats the result after calibration, showing that the image of Channel 2 is buried under The performance of the receiver chain has also been assessed by examining signal constellations. A QPSK signal in Channel 1 and 40 dB below another modulated signal in Channel 2 yields the constellations shown in Fig. 29(a) and (b) before and after calibration, respectively. Fig. 30 repeats the experiment with a 64-QAM signal, yielding an error vector magnitude of 30.1 dB after calibration for a Channel 1 input power of 76 dBm. Table I summarizes the performance of our receiver and compares it with that of the prior art. 9 VIII. CONCLUSION This paper proposes a receiver architecture that can accommodate intra-band channel aggregation for the LTE standard. The use of a new image rejection algorithm in the digital back end greatly simplifies the RF and analog sections of the design and allows calibration of frequency-dependent mismatches. A new broadband LNA topology is also presented that achieves a noise figure less than . With improvements in the performance of ADCs, it is expected that the proposed architecture can also be applied to concurrent reception in WiFi applications.
